

A

**UTILITY PATENT APPLICATION TRANSMITTAL**  
(Only for new nonprovisional applications under 37 CFR 1.53(b))

08/25/99 15694 U.S. PTO

Docket No. : 35761/DBP/S295  
Inventor(s) : Rong-Fuh Shyu  
Title : LEAD FRAME FOR A SEMICONDUCTOR CHIP PACKAGE,  
SEMICONDUCTOR CHIP PACKAGE INCORPORATING MULTIPLE  
INTEGRATED CIRCUIT CHIPS, AND METHOD OF FABRICATING A  
SEMICONDUCTOR CHIP PACKAGE WITH MULTIPLE INTEGRATED  
CIRCUIT CHIPS  
Express Mail Label No. : EL368756785US

**ADDRESS TO:** Assistant Commissioner for Patents  
Box Patent Application  
Washington, D.C. 20231

Date: August 24, 1999

1. ☒ **FEE TRANSMITTAL FORM** (*Submit an original, and a duplicate for fee processing*).

2. **IF A CONTINUING APPLICATION**

\_\_\_ This application is a of patent application No. .

\_\_\_ This application claims priority pursuant to 35 U.S.C. §119(e) and 37 CFR §1.78(a)(4), to  
provisional Application No. .

3. **APPLICATION COMPRISED OF**

**Specification**

20 Specification, claims and Abstract (total pages)

**Drawings**

5 Sheets of drawing(s) (FIGS. 1 to 5)

**Declaration and Power of Attorney**

☒ Newly executed

\_\_\_ No executed declaration

\_\_\_ Copy from a prior application (37 CFR 1.63(d))(for continuation and divisional)

4. \_\_\_ **Microfiche Computer Program** (*Appendix*)

5. \_\_\_ **Nucleotide and/or Amino Acid Sequence Submission** (*if applicable, all necessary*)

\_\_\_ Computer Readable Copy

\_\_\_ Paper Copy (identical to computer copy)

\_\_\_ Statement verifying identity of above copies

6. **ALSO ENCLOSED ARE**

\_\_\_ Preliminary Amendment

\_\_\_ A Petition for Extension of Time for the parent application and the required fee are  
enclosed as separate papers

\_\_\_ Small Entity Statement(s)

\_\_\_ Statement filed in parent application, status still proper and desired

\_\_\_ Copy of Statement filed in provisional application, status still proper and desired

---

**UTILITY PATENT APPLICATION TRANSMITTAL**  
**(Only for new nonprovisional applications under 37 CFR 1.53(b))**

---

Docket No.: 35761/DBP/S295

---


- ☒ An Assignment of the invention with the Recordation Cover Sheet and the recordation fee are enclosed as separate papers
- ☐ This application is owned by pursuant to an Assignment recorded at Reel , Frame
- ☒ Information Disclosure Statement (IDS)/PTO-1449
- ☒ Copies of IDS Citations
- ☐ Certified copy of Priority Document(s) (*if foreign priority is claimed*)
- ☐ English Translation Document (*if applicable*)
- ☒ Return Receipt Postcard (MPEP 503) (should be specifically itemized).
- ☐ Other

**7. CORRESPONDENCE ADDRESS**

***CHRISTIE, PARKER & HALE, LLP, P.O. BOX 7068, PASADENA, CA 91109-7068***

Respectfully submitted,

CHRISTIE, PARKER & HALE, LLP

By   
D. Bruce Prout  
Reg. No. 20,958  
626/795-9900

DBP/sfc

LEAD FRAME FOR A SEMICONDUCTOR CHIP PACKAGE,  
SEMICONDUCTOR CHIP PACKAGE INCORPORATING MULTIPLE  
INTEGRATED CIRCUIT CHIPS, AND METHOD OF FABRICATING A  
SEMICONDUCTOR CHIP PACKAGE WITH MULTIPLE INTEGRATED  
5 CIRCUIT CHIPS

BACKGROUND OF THE INVENTION

1. Field of the Invention

The invention relates to a semiconductor chip  
package, more particularly to a lead frame for a  
10 semiconductor chip package, a semiconductor chip  
package that incorporates multiple integrated circuit  
chips, and a method of fabricating a semiconductor chip  
package with multiple integrated circuit chips.

2. Description of the Related Art

15 In the packaging of a semiconductor chip, a lead  
frame is needed to load the chip and to provide terminal  
pins for bonding with pads on the chip to permit access  
to the chip externally of the semiconductor chip  
package. The bonded chip is encapsulated to fasten the  
20 same on the lead frame, to isolate the chip from the  
outside for protection, and to facilitate use of the  
chip in the circuit board of an electronic system.

Figure 1 illustrates a conventional semiconductor  
chip package 1 that includes a lead frame 10. The lead  
25 frame 10 has a frame body that serves as the loader for  
a single integrated circuit chip 11, and that is formed  
with a chip-receiving window 12 for placing the

integrated circuit chip 11 therein. The frame body of the lead frame 10 is further provided with connection leads 13 that extend outwardly from the frame body to serve as terminal pins for conducting the signals of the integrated circuit chip 11 to the exterior of the semiconductor chip package 1. Bonding pads 110 on the integrated circuit chip 11 are usually wire-bonded to the connection leads 13 for electrical connection therewith.

It is noted that the lead frame 10 of the conventional semiconductor chip package only carries a single integrated circuit chip 11. In view of the rapid advance in semiconductor integrated circuit technology, a fewer number of chips in a system, and even the extreme goal of a single system-on-a-chip (SOC) is desired.

Higher integration of integrated circuits to include as many circuitry as possible into a single semiconductor chip is an effective way of reducing the number of components in a system to shrink the physical size, reducing the power consumption, and increasing the production yield of the system. However, current technology has yet to provide a cost-effective way of achieving this goal of higher integration. For example, a logic integrated circuit that incorporates an embedded DRAM on a single chip always costs much higher than a sole DRAM chip and a sole logic chip. Thus, other alternatives are worthwhile to explore.

One alternative that is currently available is to integrate the circuits in the packaging stage rather than in the semiconductor fabrication stage. A multi-chip module (MCM) packaging approach has been proposed for a high-density package of multiple integrated circuit chips in a single packaged module. For example, U.S. Patent No. 5,239,448 issued to Perkins et al. teaches the formation of a subsystem by constructing a locally complex area, i.e. a multi-layer MCM carrier, on a flexible carrier, along with other components. U.S. Patent No. 5,784,264 issued to Tanioka teaches an MCM carrier having wiring layers on front and back surfaces and internally thereof.

It is noted that the MCM packaging approach requires a complicated substrate construction to permit effective integration of the chips thereon, and further requires a lot of additional facilities on the substrate to permit final testing of the packaged module. For example, U.S. Patent No. 5,784,264 teaches the need to provide a test mode enable bond pad, such as an output enable pad, on each integrated circuit die of an MCM integrated circuit module, a fuse incorporated into the substrate to connect the test mode enable bond pad to a no-connection pin, and a resistor incorporated into the substrate to connect the test mode enable bond pad to a reference voltage pin.

In addition, the MCM packaging approach entails a relatively high cost such that it is worthwhile to be adopted only in a few specific applications.

#### **SUMMARY OF THE INVENTION**

5        Therefore, the main object of the present invention is to provide a lead frame for a semiconductor chip package to overcome the aforementioned disadvantages associated with the use of a substrate in the conventional MCM packaging approach.

10       Another object of the present invention is to provide a semiconductor chip package that is relatively low cost, that has a relatively simple construction, and that integrates multiple integrated circuit chips, especially when the chips are heavily correlated during  
15       system operation, such as a logic chip and its associated memory chips, thereby resulting in the advantages of lower feature size, lower power, and higher production yield when using the package in a system board.

20       A further object of the present invention is to provide a method of fabricating a semiconductor chip package with multiple integrated circuit chips that offers the advantages of lower feature size, lower power, and higher production yield when used in a system  
25       board but without the disadvantages of the conventional MCM packaging approach.

According to one aspect of the invention, a lead frame is adapted for use in a semiconductor chip package, and comprises a frame body formed with at least two chip-receiving windows. Each of the chip-receiving windows is adapted to receive a respective integrated circuit chip therein. Internal connection leads are formed on the frame body adjacent to the chip-receiving windows, and are adapted to be connected electrically to bonding pads on the integrated circuit chips in the chip-receiving windows such that internal electrical connection among the integrated circuit chips can be established via the internal connection leads. External connection leads are formed on the frame body adjacent to at least one of the chip-receiving windows, and are adapted to be connected electrically to the bonding pads on the integrated circuit chip in said at least one of the chip-receiving windows. The external connection leads serve as terminal pins such that external electrical connection with the integrated circuit chip in said at least one of the chip-receiving windows can be established via the external connection leads.

According to another aspect of the invention, a semiconductor chip package comprises a lead frame including a frame body and at least two chip-receiving windows formed in the frame body. Each of at least two integrated circuit chips is received in a respective

one of the chip-receiving windows, and has a plurality of bonding pads thereon. Internal connection leads are formed on the frame body adjacent to the chip-receiving windows, and are connected electrically to the bonding pads on the integrated circuit chips in the chip-receiving windows to establish internal electrical connection among the integrated circuit chips. External connection leads are formed on the frame body adjacent to at least one of the chip-receiving windows. The external connection leads are connected electrically to the bonding pads on the integrated circuit chip in said at least one of the chip-receiving windows, and serve as terminal pins such that external electrical connection with the integrated circuit chip in said at least one of the chip-receiving windows is established via the external connection leads.

According to a further aspect of the invention, a method of fabricating a semiconductor chip package comprises: forming a frame body of a lead frame with at least two chip-receiving windows, a plurality of internal connection leads adjacent to the chip-receiving windows, and a plurality of external connection leads adjacent to at least one of the chip-receiving windows; providing at least two integrated circuit chips, and placing each of the integrated circuit chips in a respective one of the chip-receiving windows; connecting electrically the



internal connection leads to bonding pads on the integrated circuit chips in the chip-receiving windows to establish internal electrical connection among the integrated circuit chips; and connecting electrically  
5 the external connection leads to the bonding pads on the integrated circuit chip in said at least one of the chip-receiving windows, the external connection leads serving as terminal pins such that external electrical connection with the integrated circuit chip in said at  
10 least one of the chip-receiving windows is established via the external connection leads.

#### **BRIEF DESCRIPTION OF THE DRAWINGS**

Other features and advantages of the present invention will become apparent in the following  
15 detailed description of the preferred embodiments with reference to the accompanying drawings, of which:

Figure 1 is a schematic top view illustrating a conventional semiconductor chip package;

Figure 2 is a schematic top view illustrating the  
20 first preferred embodiment of a semiconductor chip package according to the present invention;

Figure 3 is a schematic top view illustrating the second preferred embodiment of a semiconductor chip package according to the present invention;

25 Figure 4 is a schematic top view illustrating the third preferred embodiment of a semiconductor chip package according to the present invention; and

Figure 5 is a schematic circuit block diagram illustrating a master integrated circuit chip of the fourth preferred embodiment of a semiconductor chip package according to the present invention.

5     **DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS**

Referring to Figure 2, the first preferred embodiment of a semiconductor chip package 2 according to the present invention is shown to comprise a lead frame 20, first and second integrated circuit chips 21, 22, internal connection leads 23, and external connection leads 24.

The lead frame 20 includes a frame body that is formed with first and second chip-receiving windows 201, 202.

15     The first and second integrated circuit chips 21, 22 are received respectively in the first and second chip-receiving windows 201, 202, and have a respective set of bonding pads 211, 221 thereon.

20     The internal connection leads 23 are formed on the frame body adjacent to the first and second chip-receiving windows 201, 202. The internal connection leads 23, which do not extend outwardly of the frame body, are connected electrically to the bonding pads 211, 221 on the first and second integrated circuit chips 21, 22 in the first and second chip-receiving windows 201, 202, such as by wire-bonding, to establish  
25     internal electrical connection between the first and second integrated circuit chips 21, 22, which are

correlated in operation.

The external connection leads 24 are formed on the frame body adjacent to the first and second chip-receiving windows 201, 202. The external connection leads 24 are connected electrically to the bonding pads 211, 221 on the first and second integrated circuit chips 21, 22 in the first and second chip-receiving windows 201, 202, such as by wire-bonding, and extend outwardly of the frame body to serve as terminal pins such that external electrical connection with the first and second integrated circuit chips 21, 22 in the first and second chip-receiving windows 201, 202 is established via the external connection leads 24.

Because two integrated circuit chips 21, 22 can be packed together in the lead frame 20, the number of chip packages is reduced, and the feature size of a system board that requires the integrated circuit chips 21, 22 is similarly reduced.

Figure 3 illustrates the second preferred embodiment of a semiconductor chip package 3 according to the present invention. Like the previous embodiment, the semiconductor chip package 3 comprises a lead frame 30, first and second integrated circuit chips 31, 32, internal connection leads 33, and external connection leads 34.

The lead frame 30 includes a frame body that is formed with first and second chip-receiving windows 301, 302.

The first and second integrated circuit chips 31, 32 are received respectively in the first and second chip-receiving windows 301, 302, and have a respective set of bonding pads 311, 321 thereon. The first  
5 integrated circuit chip 31 serves as a master integrated circuit chip, whereas the second integrated circuit chip 32 serves as a slave integrated circuit chip.

The internal connection leads 33 are formed on the  
10 frame body adjacent to the first and second chip-receiving windows 301, 302. The internal connection leads 33, which do not extend outwardly of the frame body, are connected electrically to all of the bonding pads 321 on the second integrated circuit chip 32 and  
15 to appropriate ones of the bonding pads 311 on the first integrated circuit chip 31, such as by wire-bonding, to establish internal electrical connection between the first and second integrated circuit chips 31, 32, which are fully synchronized in operation.

The external connection leads 34 are formed on the  
20 frame body adjacent to the first chip-receiving window 301. The external connection leads 34 are connected electrically to some of the bonding pads 311 on the first integrated circuit chip 31, such as by wire-bonding,  
25 and extend outwardly of the frame body to serve as terminal pins such that external electrical connection with the first integrated circuit chip 31 is

established via the external connection leads 34.

A practical implementation of the second preferred embodiment is one in which the master integrated circuit chip is a logic functional chip, and the slave integrated circuit chip is an associated DRAM chip that is accessed by the master integrated circuit chip. The implementation as such is suitable for many applications that do not warrant the high cost of adopting an embedded DRAM technology to provide a single chip in order to achieve the advantages of a smaller feature size, a lower number of packages, a flexible interface configuration, etc.

Figure 4 illustrates the third preferred embodiment of a semiconductor chip package 4 according to the present invention. The semiconductor chip package 4 comprises a lead frame 40, first, second and third integrated circuit chips 41, 42, 43, internal connection leads 44, and external connection leads 45.

The lead frame 40 includes a frame body that is formed with first, second and third chip-receiving windows 401, 402, 403.

The first, second and third integrated circuit chips 41, 42, 43 are received respectively in the first, second and third chip-receiving windows 401, 402, 403, and have a respective set of bonding pads 411, 421, 431 thereon.

The internal connection leads 44 are formed on the frame body adjacent to the first, second and third chip-receiving windows 401, 402, 403. The internal connection leads 44, which do not extend outwardly of the frame body, are connected electrically to the bonding pads 411, 421, 431 on the integrated circuit chips 41, 42, 43, such as by wire-bonding, to establish internal electrical connection thereamong.

The external connection leads 45 are formed on the frame body adjacent to the chip-receiving windows 401, 402, 403. The external connection leads 45 are connected electrically to the bonding pads 411, 421, 431 on the integrated circuit chips 41, 42, 43, such as by wire-bonding, and extend outwardly of the frame body to serve as terminal pins such that external electrical connection with the integrated circuit chips 41, 42, 43 is established via the external connection leads 45.

In the third preferred embodiment, any one of the integrated circuit chips 41, 42, 43 can be a master integrated circuit chip, as long as external electrical connection can be established therewith via the external connection leads 45. Accordingly, any one of the integrated circuit chips 41, 42, 43 can be a slave integrated circuit chip. In this case, external electrical connection via the external connection leads 45 is not required therefor.

Figure 5 illustrates a master integrated circuit chip 61 of the fourth preferred embodiment of a semiconductor chip package according to the present invention. As shown, the master integrated circuit chip 61 includes an embedded testing circuit 610 that serves as part of the mechanism responsible for final testing of the slave integrated circuit chip(s) in the semiconductor chip package because no dedicated terminal pins are assigned to the slave integrated circuit chip(s). The testing circuit 610 receives stimulating signals from a tester (not shown) via the external connection leads of the semiconductor chip package, gives appropriate stimulus to the slave integrated circuit chip(s) via the internal connection leads, receives the response of the slave integrated circuit chip(s) via the internal connection leads, and outputs appropriate information to the tester via the external connection leads. There may be a variety of final test mechanisms available for the slave integrated circuit chip(s) in a single semiconductor chip package. However, the testing circuit 610 embedded in the master integrated circuit chip 61 as disclosed herein is necessary to act as a bridge between the slave integrated circuit chip(s) and the tester. Although the embedded testing circuit 610 of the master integrated circuit chip 61 is motivated by the necessity of providing means for final testing of the slave

integrated circuit chip(s), the embedded testing circuit 610 can also be used to perform the same testing function on other master integrated circuit chip(s), if any, in the semiconductor chip package. In this case, only one of the master integrated circuit chip(s) 61 includes the testing circuit 610. The other master integrated circuit chip(s) can be treated as a slave integrated circuit chip during the final testing of the semiconductor chip package.

While the present invention has been described in connection with what is considered the most practical and preferred embodiments, it is understood that this invention is not limited to the disclosed embodiments but is intended to cover various arrangements included within the spirit and scope of the broadest interpretation so as to encompass all such modifications and equivalent arrangements.



**I CLAIM:**

1. A lead frame for a semiconductor chip package, said lead frame comprising:

a frame body;

5 at least two chip-receiving windows formed in said frame body, each of said chip-receiving windows being adapted to receive a respective integrated circuit chip therein;

10 a plurality of internal connection leads formed on said frame body adjacent to said chip-receiving windows and adapted to be connected electrically to bonding pads on the integrated circuit chips in said chip-receiving windows such that internal electrical connection among the integrated circuit chips can be established via said internal connection leads; and

15 a plurality of external connection leads formed on said frame body adjacent to at least one of said chip-receiving windows and adapted to be connected electrically to the bonding pads on the integrated circuit chip in said at least one of said chip-receiving windows, said external connection leads serving as terminal pins such that external electrical connection with the integrated circuit chip in said at least one of said chip-receiving windows can be established via  
20 said external connection leads.

25 2. The lead frame of Claim 1, wherein said internal connection leads are adapted to be wire-bonded to the

bonding pads on the integrated circuit chips in said chip-receiving windows.

3. The lead frame of Claim 1, wherein said external connection leads are adapted to be wire-bonded to the bonding pads on the integrated circuit chip in said at least one of said chip-receiving windows.

4. A semiconductor chip package comprising:

a lead frame including a frame body and at least two chip-receiving windows formed in said frame body;

at least two integrated circuit chips, each of which is received in a respective one of said chip-receiving windows and has a plurality of bonding pads thereon;

a plurality of internal connection leads formed on said frame body adjacent to said chip-receiving windows, said internal connection leads being connected electrically to said bonding pads on said integrated circuit chips in said chip-receiving windows to establish internal electrical connection among said integrated circuit chips; and

a plurality of external connection leads formed on said frame body adjacent to at least one of said chip-receiving windows, said external connection leads being connected electrically to said bonding pads on said integrated circuit chip in said at least one of said chip-receiving windows, and serving as terminal pins such that external electrical connection with said integrated circuit chip in said at least one of said

chip-receiving windows is established via said external connection leads.

5 5. The semiconductor chip package of Claim 4, wherein said internal connection leads are wire-bonded to said bonding pads on said integrated circuit chips in said chip-receiving windows.

10 6. The semiconductor chip package of Claim 4, wherein said external connection leads are wire-bonded to said bonding pads on said integrated circuit chip in said at least one of said chip-receiving windows.

15 7. The semiconductor chip package of Claim 4, wherein said integrated circuit chip in said at least one of said chip-receiving windows is a master integrated circuit chip, and said integrated circuit chip in other ones of said chip-receiving windows is a slave integrated circuit chip.

20 8. The semiconductor chip package of Claim 7, wherein said master integrated circuit chip includes an embedded testing circuit for testing of said slave integrated circuit chip that is connected thereto.

9. A method of fabricating a semiconductor chip package, comprising:

25 forming a frame body of a lead frame with at least two chip-receiving windows, a plurality of internal connection leads adjacent to the chip-receiving windows, and a plurality of external connection leads adjacent to at least one of the chip-receiving windows;

providing at least two integrated circuit chips, and placing each of the integrated circuit chips in a respective one of the chip-receiving windows;

5 connecting electrically the internal connection leads to bonding pads on the integrated circuit chips in the chip-receiving windows to establish internal electrical connection among the integrated circuit chips; and

10 connecting electrically the external connection leads to the bonding pads on the integrated circuit chip in said at least one of the chip-receiving windows, the external connection leads serving as terminal pins such that external electrical connection with the integrated circuit chip in said at least one of the  
15 chip-receiving windows is established via the external connection leads.

10. The method of Claim 9, wherein the internal connection leads are wire-bonded to the bonding pads on the integrated circuit chips in the chip-receiving  
20 windows.

11. The method of Claim 9, wherein the external connection leads are wire-bonded to the bonding pads on the integrated circuit chip in said at least one of the chip-receiving windows.

25 12. The method of Claim 9, wherein the integrated circuit chip in said at least one of the chip-receiving windows is a master integrated circuit chip, and the

integrated circuit chip in other ones of the chip-receiving windows is a slave integrated circuit chip.

13. The method of Claim 12, wherein the master integrated circuit chip includes an embedded testing  
5 circuit to permit testing of the slave integrated circuit chip that is connected thereto.

10  
15  
20  
25  
30  
35  
40  
45  
50  
55  
60  
65  
70  
75  
80  
85  
90  
95  
100  
105  
110  
115  
120  
125  
130  
135  
140  
145  
150  
155  
160  
165  
170  
175  
180  
185  
190  
195  
200  
205  
210  
215  
220  
225  
230  
235  
240  
245  
250  
255  
260  
265  
270  
275  
280  
285  
290  
295  
300  
305  
310  
315  
320  
325  
330  
335  
340  
345  
350  
355  
360  
365  
370  
375  
380  
385  
390  
395  
400  
405  
410  
415  
420  
425  
430  
435  
440  
445  
450  
455  
460  
465  
470  
475  
480  
485  
490  
495  
500  
505  
510  
515  
520  
525  
530  
535  
540  
545  
550  
555  
560  
565  
570  
575  
580  
585  
590  
595  
600  
605  
610  
615  
620  
625  
630  
635  
640  
645  
650  
655  
660  
665  
670  
675  
680  
685  
690  
695  
700  
705  
710  
715  
720  
725  
730  
735  
740  
745  
750  
755  
760  
765  
770  
775  
780  
785  
790  
795  
800  
805  
810  
815  
820  
825  
830  
835  
840  
845  
850  
855  
860  
865  
870  
875  
880  
885  
890  
895  
900  
905  
910  
915  
920  
925  
930  
935  
940  
945  
950  
955  
960  
965  
970  
975  
980  
985  
990  
995

**ABSTRACT OF THE DISCLOSURE**

A lead frame for a semiconductor chip package includes a frame body and at least two chip-receiving windows formed in the frame body. Each chip-receiving window receives a respective integrated circuit chip therein. A plurality of internal connection leads are formed on the frame body adjacent to the chip-receiving windows, and are connected electrically to bonding pads on the integrated circuit chips in the chip-receiving windows such that internal electrical connection among the integrated circuit chips can be established via the internal connection leads. A plurality of external connection leads are formed on the frame body adjacent to at least one of the chip-receiving windows, and are connected electrically to the bonding pads on the integrated circuit chip in the adjacent chip-receiving window. The external connection leads serve as terminal pins such that external electrical connection with the integrated circuit chip in the adjacent chip-receiving window can be established via the external connection leads.




FIG. 1 PRIOR ART




FIG. 2






FIG. 3





# Declaration and Power of Attorney For Patent Application

## 專利申請聲明及委任狀

### Chinese Language Declaration

如下所述發明者，我在此宣告：

我的地址，郵局地址和國籍身份都列在我的姓名下：

我相信我是原創的，第一個和單獨的發明者（若只列出一人姓名）或是原創的，第一個和共同的發明者（若列出一人以姓名）。我要求的主題及申請的專利是關於發明

其說明書：

（注明一項）

☐ 隨同附上

☐ 於 \_\_\_\_\_ 提出申請

申請順次號碼 \_\_\_\_\_

於 \_\_\_\_\_ 提出修正  
（如適用於此）

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled LEAD FRAME FOR A SEMICONDUCTOR CHIP PACKAGE, SEMICONDUCTOR CHIP PACKAGE INCORPORATING MULTIPLE INTEGRATED CIRCUIT CHIPS, AND METHOD OF FABRICATING A SEMICONDUCTOR CHIP PACKAGE WITH MULTIPLE INTEGRATED CIRCUIT CHIPS

the specification of which

(check one)

☒ is attached hereto.

☐ was filed on \_\_\_\_\_ as

Application Serial No. \_\_\_\_\_

and was amended on \_\_\_\_\_  
(if applicable)

我在此陳述我已經再次查閱並明瞭以上所指的說明書的內容，包括上述的要求及修正。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

我，按照聯邦規則法典第三十七冊第一一五六條（甲）的條文，認知我提供與審查此申請書有關的重要資料的義務。

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).

## Chinese Language Declaration

我，按照聯邦法典第三十五冊第一一九條的條文，依據下列外國專利申請書或發明者證明申請書在此要求受益優先權，並指出任何上述要求優先權所依據的外國專利申請書或發明者證明申請書其申請日在本申請書的申請日之前。

### 先前外國申請：

Prior Foreign Application(s)

NONE

( 號碼 ) (Number)	( 國名 ) (Country)

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

優先權要求

Priority Claimed

( 申請日 / 月 / 年 ) (Day/Month/Year Filed)	是 Yes	否 No
	<input type="checkbox"/>	<input type="checkbox"/>
	<input type="checkbox"/>	<input type="checkbox"/>
	<input type="checkbox"/>	<input type="checkbox"/>

我，按照聯邦法典第三十五冊第一二〇條的條文，依據下列的美國申請書要求受益。至於其中每個要求的主題未曾依聯邦法典第三十五冊第一二一條的條文在先前的申請書中透露的，而發生在先前申請書的申請日和本申請書的國家或國際申請書的申請日之間的，我，依聯邦規則法典第三十七冊第一五六條（甲）的條文，認知提供重要資料的義務。

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.) ( 申請順次號碼 )	(Filing Date) ( 申請日期 )

( 狀況 ) ( 已專利，申請中 )	(Status) (patented, pending, abandoned)

我在此聲明所有就我自己知識之下所做的一切陳述均屬真實的，而且依資料和信念所做的一切陳述也相信均是真實的。還有我了解，根據聯邦法典第十八冊第一〇〇一節的規定，有企圖不實或類似的聲明時，應受罰款或監禁的，或兩項同時的處分。像這些企圖不實的聲明會危害到本申請書的合法性或危害到任何專利的批准。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

## Chinese Language Declaration

### 委任狀：

以列名發明者的身份，我在此指定下列律師和／或代理人以從事此申請及辦理與專利商標公署有關之事務：（列下姓名及登記號碼）

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

Please see attachment


### 通訊地址

Send Correspondence to:  
- CHRISTIE, PARKER & HALE, LLP  
350 West Colorado Boulevard  
Suite 500, P. O. Box 7068  
Pasadena, CA 91190-7068, U.S.A.

### 電話（姓名及電話號碼）

Direct Telephone Calls to: (name and telephone number)

Attn: Mr. D. Bruce Prout  
(818)795-9900

第一個或獨有的發明者全名		Full name of sole or first inventor Rong-Fuh SHYU	
發明者的簽名	日期	Inventor's signature 	Date Aug. 12, 1999
地址		Residence Hsinchu City, Taiwan	
國籍		Citizenship Taiwan	
郵局地址		Post Office Address 4F, No. 10, Lane 7, An-Kang St., Hsinchu	
		City, Taiwan	
第二個共同發明者全名（若有）		Full name of second joint inventor, if any	
發明者的簽名	日期	Second Inventor's signature	Date
住址		Residence	
國籍		Citizenship	
郵局地址		Post Office Address	

給第三個和其他共同的發明者簽名和日期（自留）

(Supply similar information and signature for third and subsequent joint inventors.)

R. W. Johnston	(17,968)
D. Bruce Prout	(20,958)
Hayden A. Carney	(22,653)
Richard J. Ward, Jr.	(24,187)
Russell R. Palmer, Jr.	(22,994)
LeRoy T. Rahn	(20,356)
Richard D. Seibel	(22,134)
Walter G. Maxwell	(25,355)
William P. Christie	(29,371)
David A. Dillard	(30,831)
Thomas J. Daly	(32,213)
Vincent G. Gioia	(19,959)
Edward R. Schwartz	(31,135)
John D. Carpenter	(34,133)
David A. Plumley	(37,208)
Wesley W. Monroe	(39,778)
Grant T. Langton	(39,739)
Constantine Marantidis	(39,759)
John W. Eldredge	(37,613)
Gregory S. Lampert	(35,581)
Craig A. Gelfound	(41,032)
Syed A. Hasan	(41,057)
Kathleen M. Olster	(42,052)
Daniel M. Cavanagh	(41,661)
Molly A. Holman	(40,022)
Lucinda G. Auciello	(42,270)
Norman E. Carte	(30,455)
Joel A. Kauth	(41,886)
Patrick Y. Ikehara	(42,681)
Mark Garscia	(31,953)
Gary J. Nelson	(P-44,257)
Raymond R. Tabandeh	(P-43,945)
Phuong-Quan Hoang	(41,839)